English  |  正體中文  |  简体中文  |  Items with full text/Total items : 26988/38789
Visitors : 2347931      Online Users : 31
RC Version 4.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search
LoginUploadHelpAboutAdminister

Category

Loading community tree, please wait....

Year

Loading year class tree, please wait....

Items for Author "Chu Yu" 

Return to Browse by Author

Showing 21 items.

Collection Date Title Authors Bitstream
[資訊工程學系] 演講及研討會 2012-01 Design of a Low-Power OFDM Baseband Receiver for Wireless Communications Chu YU; Chien-Hung Kuo; Chen-Hen Sung; Mao-Hsu Yen; Sao-Jie Chen
[資訊工程學系] 演講及研討會 2011-01 A Novel Low-Power 64-Point Pipelined FFT/IFFT Processor for OFDM Applications Chu Yu; Yi-Ting Liao; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen
[資訊工程學系] 演講及研討會 2010-10 Implement an SDR Platform by Using GNU Radio and USRP Mao-Hsu Yen; Chu Yu; Kuang-Yu Shie; Yu-Hsiang Huang; Jiun-Liang Lin
[資訊工程學系] 演講及研討會 2010-07 ARAL-CR: An Adaptive Reasoning And Learning Cognitive Radio Platform Sao-Jie Chen; Pao-Ann Hsiung; Chu Yu; Mao-Hsu Yen; Sezer S.; Schulte M.; Yu-Hen Hu
[資訊工程學系] 演講及研討會 2010-06 Perfect Shuffling for Cycle Efficient Puncturer and Interleaver for Software Defined Radio Jui-Chieh Lin; Minja Hsieh; Ming-Jung Fan-Chiang; Sung-Yen Mao; Chu Yu; Sao-Jie Chen; Yu Hen Hu
[資訊工程學系] 演講及研討會 2010-06 Design of a Low Power Viterbi Decoder for Wireless Communication Applications Chih-Jhen Chen; Chu Yu; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen
[資訊工程學系] 演講及研討會 2010 A Memoryless Viterbi Decoder for OFDM Systems Chu Yu; Chih-Jhen Chen; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen
[資訊工程學系] 演講及研討會 2009-07 Parallel Implementation of Convolution Encoder for Software Defined Radio on DSP Architecture Jui-Chieh Lin; Chu Yu; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen; Yu Hen Hu
[資訊工程學系] 演講及研討會 2009-05 A 900 MHz to 5.2 GHz Dual-Loop Feedback Multi-band LNA Jia-Wei Lin; Da-Tong Yen; Wei-Yi Hu; Chu Yu; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen
[資訊工程學系] 演講及研討會 2009-01 Design of a High-Speed Block Interleaving/Deinterleaving Architecture for Wireless Communication Applications Chu Yu; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen
[資訊工程學系] 演講及研討會 2009 Low-Error Fixed-Width Modified Booth Multipliers Chu Yu; Cheng-Hang Sung; Meng-Hsueh Chiang; Mao-Hsu Yen; Hwai-Tsu Hu
[資訊工程學系] 演講及研討會 2008-10 SIMD-Wavefront Architecture for Computing the Dynamic Time Warping Algorithm Mao-Hsu Yen; Yeong-Chang Maa; Chu Yu; Yi-Shan Chen; Yu-Hsiang Huang
[資訊工程學系] 演講及研討會 2008 A Unified Block Interleaving/Deinterleaving Architecture for Wireless Communication Applications Chu Yu; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen
[資訊工程學系] 期刊論文 2015 Comment on “On Optimal Hyperuniversal and Rearrangeable Switch Box Designs Mao-Hsu Yen; Hung-Kuan Yen; Chu Yu
[資訊工程學系] 期刊論文 2014 Area-Efficient 128- to 2048/1536-Point Pipeline FFT Processor for LTE and Mobile WiMAX Systems Chu Yu; Mao-Hsu Yen
[資訊工程學系] 期刊論文 2013 A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design Mao-Hsu Yen; Chu Yu; Horng-Ru Liao; Chin-Fa Hsieh
[資訊工程學系] 期刊論文 2012 Design and Implementation of a Low-Power OFDM Receiver for Wireless Communications Chu Yu; Chen-Hen Sung; Chien-Hung Kuo; Mao-Hsu Yen; Sao-Jie Chen
[資訊工程學系] 期刊論文 2011-02 A Low-Power 64-point Pipeline FFT/IFFT Processor for OFDM Applications Chu Yu; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen
[資訊工程學系] 期刊論文 2011 A Three-Sided Rearrangeable Switching Network for Binary Fat Tree Mao-Hsu Yen; Chu Yu; Haw-Yun Shin Sao-Jie Chen
[資訊工程學系] 期刊論文 2011 A Low-Power 64-point Pipeline FFT/IFFT Processor for OFDM Applications Chu Yu; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen
[資訊工程學系] 期刊論文 2010 Design of a Low Power Viterbi Decoder for Wireless Communication Applications Chih-Jhen Chen; Chu Yu; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen

 


著作權政策宣告: 本網站之內容為國立臺灣海洋大學所收錄之機構典藏,無償提供學術研究與公眾教育等公益性使用,請合理使用本網站之內容,以尊重著作權人之權益。
網站維護: 海大圖資處 圖書系統組
DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback