English  |  正體中文  |  简体中文  |  Items with full text/Total items : 28346/40339
Visitors : 4097732      Online Users : 113
RC Version 4.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search

Please use this identifier to cite or link to this item: http://ntour.ntou.edu.tw:8080/ir/handle/987654321/28456

Title: Design and Implementation of a Low-Voltage 2.4-GHz CMOS RF Receiver Front-End for Wireless Communication
Authors: Wan-Rone Liou;Mei-Ling Yeh;Chun-An Tsai;Shun-Hsyung Chang
Contributors: NTOU:Department of Electrical Engineering
Keywords: receiver;low-voltage;radio-frequency;band pass filter
Date: 2005
Issue Date: 2011-10-21T02:37:38Z
Publisher: Journal of Marine Science and Technology
Abstract: abstract:This paper presents the design of a 1.5 V CMOS RF receiver front-end system which contains a low noise amplifier (LNA) with band pass filter and a down conversion mixer. An inter-stage matching network is added between the common-source and common-gate transistors in the LNA's first satge to further lower the noise and enhance the overall gain. An inductor is used in this inter-stage matching network because of the extra capacitive of MOSFETs in the LNA.The maximum gain achieved of this LNA is 15dB. The single square-law structure was implemented for this low power consumption and high linearity mixer. From the measured results, the whole receiver provides a conversion gain of 8.5 dB at 2.4GHz with LO power input -3.5dBm. The power dissipation of this front-end is 9 mW.
Relation: 13(3), pp.170-175
URI: http://ntour.ntou.edu.tw/handle/987654321/28456
Appears in Collections:[電機工程學系] 期刊論文

Files in This Item:

File Description SizeFormat

All items in NTOUR are protected by copyright, with all rights reserved.


著作權政策宣告: 本網站之內容為國立臺灣海洋大學所收錄之機構典藏,無償提供學術研究與公眾教育等公益性使用,請合理使用本網站之內容,以尊重著作權人之權益。
網站維護: 海大圖資處 圖書系統組
DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback