English  |  正體中文  |  简体中文  |  Items with full text/Total items : 27454/39300
Visitors : 2535373      Online Users : 27
RC Version 4.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search

Please use this identifier to cite or link to this item: http://ntour.ntou.edu.tw:8080/ir/handle/987654321/27973

Title: A VLSI Architecture for Computing the Dynamic Space Warping Algorithm
Authors: Chun-Lung Wu;Chia-Yen Hsu;Yu-Hsiang Huang;Mao-Hsu Yen;Yeong-Chang Maa
Contributors: NTOU:Department of Computer Science and Engineering
Date: 2008
Issue Date: 2011-10-21T02:34:48Z
Publisher: 2008 Conference on Innovative Applications of System Prototyping and Circuit Design, PAL2008
URI: http://ntour.ntou.edu.tw/handle/987654321/27973
Appears in Collections:[資訊工程學系] 演講及研討會

Files in This Item:

There are no files associated with this item.

All items in NTOUR are protected by copyright, with all rights reserved.


著作權政策宣告: 本網站之內容為國立臺灣海洋大學所收錄之機構典藏,無償提供學術研究與公眾教育等公益性使用,請合理使用本網站之內容,以尊重著作權人之權益。
網站維護: 海大圖資處 圖書系統組
DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback